

# **ISOPRO LOW POWER FIVE-CHANNEL DIGITAL ISOLATOR**

• 1.5 ns pulse width distortion

• 0.5 ns channel-channel skew

2 ns propagation delay skew

Transient Immunity: 25 kV/µs

Tri-state outputs with ENABLE

No start-up initialization required

Power factor correction systems

High temperature operation:

Up to 2500 V<sub>RMS</sub> isolation

Precise timing (typical):

control

DC correct

16 packages

Motor control

**RoHS-compliant** 

15 µs startup time

125 °C at 150 Mbps

#### Features

- High-speed operation: DC to 150 Mbps Low propagation delay:
- <10 ns worst case Wide Operating Supply Voltage:
- 2.70-5.5 V Ultra low power (typical) 5 V Operation:

  - <1.6 mA per channel at 1 Mbps <1.9 mA per channel at 10 Mbps</li>
  - <6 mA per channel at 100 Mbps</li>

  - 2.70 V Operation:
  - <1.4 mA per channel at 1 Mbps
  - <1.7 mA per channel at 10 Mbps ∎</li>
  - <4 mA per channel at 100 Mbps</li>

#### Applications


- Isolated switch mode supplies
- Isolated ADC, DAC -

#### Safety Regulatory Approvals

CSA component notice 5A approval

• IEC 60950, 61010 approved

- UL 1577 recognized 2500 V<sub>RMS</sub> for 1 minute
- VDE certification conformity • IEC 60747-5-2
- (VDE0884 Part 2)




Patents pending

#### Description

Silicon Lab's family of ultra low power digital isolators are CMOS devices that employ an RF coupler to transmit digital information across an isolation barrier. Very high speed operation at low power levels is achieved. These devices are available in 16-pin wide-body and narrow-body SOIC packages. Two speed grade options (1 and 150 Mbps) are available and achieve worstcase propagation delays of less than 10 ns.

#### Block Diagram





# TABLE OF CONTENTS

# <u>Page</u>

1. Electrical Specifications	
2. Typical Performance Characteristics	
3. Application Information	
3.1. Theory of Operation	
3.2. Eye Diagram	
3.3. Layout Recommendations	
4. Errata and Design Migration Guidelines (Revision A Only)	26
4.1. Enable Pin Causes Outputs to Go Low (Revision A Only)	
4.2. Power Supply Bypass Capacitors (Revision A Only)	26
4.3. Latch Up Immunity (Revision A Only)	26
5. Pin Descriptions (Si8450/51/52)	
6. Pin Descriptions (Si8455)	
7. Ordering Guide	
8. Package Outline: 16-Pin Wide Body SOIC	
9. Landing Pattern: 16-Pin Wide-Body SOIC	
10. Package Outline: 16-Pin Narrow Body SOIC	
11. Landing Pattern: 16-Pin Narrow Body SOIC	
12. Top Marking: 16-Pin Wide Body SOIC	
13. Top Marking: 16-Pin Narrow Body SOIC	
Document Change List	
Contact Information	40



# **1. Electrical Specifications**

#### **Table 1. Electrical Characteristics**

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40$  to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Oser l'the		_		1
	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_	—	V
Low Level Input Voltage	V <sub>IL</sub>		—		0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	V <sub>DD1</sub> ,V <sub>DD2</sub> – 0.4	4.8		V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—	_	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		—	85		Ω
Enable Input High Current	I <sub>ENH</sub>	V <sub>ENx</sub> = V <sub>IH</sub>	—	2.0		μA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0	—	μA
·		Current (All inputs	0 V or at Supply)			
Si8450Ax, Bx, Si8455Bx						
V <sub>DD1</sub>		All inputs 0 DC	—	1.6	2.4	
V <sub>DD2</sub>		All inputs 0 DC	—	2.9	4.4	mA
V <sub>DD1</sub>		All inputs 1 DC	—	7.0	10.5	
V <sub>DD2</sub>		All inputs 1 DC	—	3.1	4.7	
Si8451Ax, Bx						
V <sub>DD1</sub>		All inputs 0 DC	—	2.0	3.0	
V <sub>DD2</sub>		All inputs 0 DC		3.0	4.5	mA
V <sub>DD1</sub>		All inputs 1 DC		6.0	9.0	
V <sub>DD2</sub>		All inputs 1 DC	—	4.1	6.2	
Si8452Ax, Bx						
V <sub>DD1</sub>		All inputs 0 DC	—	2.3	3.5	
V <sub>DD2</sub>		All inputs 0 DC	_	2.7	4.1	mA
V <sub>DD1</sub>		All inputs 1 DC		5.4	8.1	
V <sub>DD2</sub>		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply 0	Current (All in	nputs = 500 kHz squ	are wave, CI = 15 pF	on all out	puts)	
Si8450Ax, Bx, Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	3.5	5.3	
Si8451Ax, Bx						
V <sub>DD1</sub>			—	4.1	6.2	mA
V <sub>DD2</sub>			—	4.0	6.0	
Si8452Ax, Bx						
V <sub>DD1</sub>			—	4.1	6.2	mA
V <sub>DD2</sub>			_	4.0	6.0	
	1	1	1 1		1	

 The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

3. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



#### **Table 1. Electrical Characteristics (Continued)**

(V<sub>DD1</sub> = 5 V±10%, V<sub>DD2</sub> = 5 V±10%, T<sub>A</sub> = -40 to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
10 Mbps Suppl	y Current (All	inputs = 5 MHz squa	are wave, CI = 15 p	F on all out	outs)	
Si8450Bx, Si8455Bx						
V <sub>DD1</sub>				4.3	6.5	mA
V <sub>DD2</sub>			—	4.8	6.7	
Si8451Bx						
V <sub>DD1</sub>			—	4.4	6.2	mA
V <sub>DD2</sub>				5.0	7.0	
Si8452Bx						
V <sub>DD1</sub>			—	4.6	6.4	mA
V <sub>DD2</sub>				4.8	6.7	
100 Mbps Suppl	y Current (All	inputs = 50 MHz squ	uare wave, CI = 15	pF on all ou	itputs)	
Si8450Bx, Si8455Bx						
V <sub>DD1</sub>			—	4.6	6.9	mA
V <sub>DD2</sub>				24	30	
Si8451Bx						
V <sub>DD1</sub>			—	8.6	10.8	mA
V <sub>DD2</sub>				20.4	25.5	
Si8452Bx						
V <sub>DD1</sub>				12.6	15.8	mA
V <sub>DD2</sub>			_	16.5	20.6	
		Timing Characteris	stics			
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbp
Minimum Pulse Width			—	_	250	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	—	—	35	ns
Pulse Width Distortion	PWD	See Figure 2	—	_	25	ns
t <sub>PLH</sub> - t <sub>PHL</sub>		-				
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	—	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	—	35	ns
Notes:	1		1	1	1	

where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

- 3. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.
- 4. Start-up time is the time period from the application of power to valid data at the output.



#### Table 1. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40$  to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si845xBx						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width				—	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	0.5	1.8	ns
All Models						
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 2	_	3.8	5.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 2	_	2.8	3.7	ns
Common Mode Transient Immunity	CMTI	$V_{I} = V_{DD} \text{ or } 0 V$	—	25	_	kV/µs
Enable to Data Valid <sup>3</sup>	t <sub>en1</sub>	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State <sup>3</sup>	t <sub>en2</sub>	See Figure 1	—	7.0	9.2	ns
Start-up Time <sup>3,4</sup>	t <sub>SU</sub>		_	15	40	μs

Notes:

 The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

3. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.




Figure 1. ENABLE Timing Diagram






Figure 2. Propagation Delay Timing



#### **Table 2. Electrical Characteristics**

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow and wide-body SOIC packages})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_	_	V
Low Level Input Voltage	V <sub>IL</sub>		—	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1		V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	ΙL		—		±10	μA
Output Impedance <sup>1</sup>	ZO		—	85		Ω
Enable Input High Current	I <sub>ENH</sub>	$V_{ENx} = V_{IH}$	—	2.0		μA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0		μA
		urrent (All inputs 0	V or at supply)			
Si8450Ax, Bx, Si8455Bx						
V <sub>DD1</sub>		All inputs 0 dc	—	1.6	2.4	
V <sub>DD2</sub>		All inputs 0 dc	—	2.9	4.4	mA
V <sub>DD1</sub>		All inputs 1 dc	—	7.0	10.5	
V <sub>DD2</sub>		All inputs 1 dc	—	3.1	4.7	
Si8451Ax, Bx						
V <sub>DD1</sub>		All inputs 0 dc	—	2.0	3.0	
V <sub>DD2</sub>		All inputs 0 dc	_	3.0	4.5	mA
V <sub>DD1</sub>		All inputs 1 dc		6.0	9.0	
V <sub>DD2</sub>		All inputs 1 dc	—	4.1	6.2	
Si8452Ax, Bx						
V <sub>DD1</sub>		All inputs 0 DC		2.3	3.5	
V <sub>DD2</sub>		All inputs 0 DC		2.7	4.1	mA
V <sub>DD1</sub>		All inputs 1 DC		5.4	8.1	
V <sub>DD2</sub>		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply C	urrent (All inpu	ts = 500 kHz squar	e wave, CI = 15 pF	on all out	puts)	
Si8450Ax, Bx, Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	3.5	5.3	
Si8451Ax, Bx						
V <sub>DD1</sub>			—	4.1	6.2	mA
V <sub>DD2</sub>			—	4.0	6.0	
Si8452Ax, Bx						
V <sub>DD1</sub>			_	4.1	6.2	mA
V <sub>DD2</sub>			_	4.0	6.0	
Notes:	<b>I</b>	1			1	

The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

3. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



#### **Table 2. Electrical Characteristics (Continued)**

(V<sub>DD1</sub> = 3.3 V±10%, V<sub>DD2</sub> = 3.3 V±10%, T<sub>A</sub> = -40 to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Uni
10 Mbps Supply	Current (All inpu	uts = 5 MHz squar	e wave, CI = 15 j	oF on all outp	outs)	
Si8450Bx, Si8455Bx						
V <sub>DD1</sub>			_	4.3	6.5	mA
V <sub>DD2</sub>			—	4.8	6.7	
Si8451Bx						
V <sub>DD1</sub>			—	4.4	6.2	mA
V <sub>DD2</sub>				5.0	7.0	
Si8452Bx						
V <sub>DD1</sub>			—	4.6	6.4	mA
V <sub>DD2</sub>				4.8	6.7	
100 Mbps Supply	Current (All inpu	uts = 50 MHz squa	re wave, CI = 15	pF on all ou	tputs)	
Si8450Bx, Si8455Bx						
V <sub>DD1</sub>			—	4.4	6.6	mA
V <sub>DD2</sub>				16.8	21	
Si8451Bx						
V <sub>DD1</sub>				6.9	8.6	mA
V <sub>DD2</sub>			—	14.5	18.1	
Si8452Bx						
V <sub>DD1</sub>				9.5	11.9	mA
V <sub>DD2</sub>				12	15	
	Tin	ning Characterist	ics			
Si845xAx						
Maximum Data Rate			0	_	1.0	Mbp
Minimum Pulse Width			—	_	250	ns
Propagation Delay	t <sub>PHL</sub> ,t <sub>PLH</sub>	See Figure 2	—	—	35	ns
Pulse Width Distortion	PWD	See Figure 2	—		25	ns
t <sub>PLH</sub> - t <sub>PHL</sub>		2				
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	—	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	—	35	ns
Notes:					1	

where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

- 3. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.
- 4. Start-up time is the time period from the application of power to valid data at the output.



#### Table 2. Electrical Characteristics (Continued)

(V<sub>DD1</sub> = 3.3 V±10%, V<sub>DD2</sub> = 3.3 V±10%, T<sub>A</sub> = -40 to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si845xBx						
Maximum Data Rate			0		150	Mbps
Minimum Pulse Width				_	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2	_	1.5	2.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>			0.5	1.8	ns
All Models	ł					•
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 2		4.3	6.1	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 2		3.0	4.3	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	_	25	_	kV/µs
Enable to Data Valid <sup>3</sup>	t <sub>en1</sub>	See Figure 1	_	5.0	8.0	ns
Enable to Data Tri-State <sup>3</sup>	t <sub>en2</sub>	See Figure 1		7.0	9.2	ns
Start-up Time <sup>3,4</sup>	t <sub>SU</sub>			15	40	μs

Notes:

The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

3. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



#### Table 3. Electrical Characteristics<sup>1</sup>

(V<sub>DD1</sub> = 2.70 V, V<sub>DD2</sub> = 2.70 V,  $T_A$  = -40 to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	—	—	V
Low Level Input Voltage	V <sub>IL</sub>		—	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	2.3	—	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	IL I		—	_	±10	μA
Output Impedance <sup>2</sup>	Z <sub>O</sub>		—	85		Ω
Enable Input High Current	I <sub>ENH</sub>	$V_{ENx} = V_{IH}$	—	2.0		μA
Enable Input Low Current	I <sub>ENL</sub>	$V_{ENx} = V_{IL}$	—	2.0		μA
		Current (All inputs 0	V or at supply)			
Si8450Ax, Bx, Si8455Bx						
V <sub>DD1</sub>		All inputs 0 DC	—	1.6	2.4	
V <sub>DD2</sub>		All inputs 0 DC		2.9	4.4	mA
V <sub>DD1</sub>		All inputs 1 DC	_	7.0	10.5	
V <sub>DD2</sub>		All inputs 1 DC		3.1	4.7	
Si8451Ax, Bx		•				
V <sub>DD1</sub>		All inputs 0 DC		2.0	3.0	
V <sub>DD2</sub>		All inputs 0 DC		3.0	4.5	mA
		All inputs 1 DC		6.0	9.0	
V <sub>DD1</sub>		All inputs 1 DC		4.1	6.2	
V <sub>DD2</sub>				4.1	0.2	
Si8452Ax, Bx				0.0	0.5	
V <sub>DD1</sub>		All inputs 0 DC	—	2.3	3.5	
V <sub>DD2</sub>		All inputs 0 DC	—	2.7	4.1	mA
V <sub>DD1</sub>		All inputs 1 DC	—	5.4	8.1	
V <sub>DD2</sub>		All inputs 1 DC		4.7	7.1	
1 Mbps Supply (	Current (All inp	uts = 500 kHz squar	e wave, CI = 15 pF	on all outp	outs)	
Si8450Ax, Bx, Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	3.5	5.3	
Si8451Ax, Bx						
V <sub>DD1</sub>				4.1	6.2	mA
V <sub>DD2</sub>			_	4.0	6.0	
Si8452Ax, Bx						+
V <sub>DD1</sub>				4.1	6.2	mA
V <sub>DD2</sub>				4.0	6.0	
VDD2 Notes:				ч.U	0.0	

Notes:

Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T<sub>A</sub> = 0 to 85 °C.

2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

4. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



# Si8450/51/52/55

Table 3. Electrical Characteristics<sup>1</sup> (Continued) $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C}; applies to narrow and wide-body SOIC packages)$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
10 Mbps Supply	/ Current (All inp	outs = 5 MHz square	e wave, CI = 15 p	oF on all outp	uts)	
Si8450Bx, Si8455Bx						
V <sub>DD1</sub>				4.3	6.5	mA
V <sub>DD2</sub>			—	4.8	6.7	
Si8451Bx						
V <sub>DD1</sub>				4.4	6.2	mA
V <sub>DD2</sub>			—	5.0	7.0	
Si8452Bx						
V <sub>DD1</sub>				4.6	6.4	mA
V <sub>DD2</sub>			—	4.8	6.7	
100 Mbps Supply	<pre>/ Current (All inp</pre>	outs = 50 MHz squa	re wave, CI = 15	pF on all out	puts)	
Si8450Bx, Si8455Bx						
V <sub>DD1</sub>			—	4.3	6.5	mA
V <sub>DD2</sub>			—	13.3	16.6	
Si8451Bx						
V <sub>DD1</sub>			—	6.2	7.8	mA
V <sub>DD2</sub>			—	11.7	14.6	
Si8452Bx						
V <sub>DD1</sub>				8.0	10	mA
V <sub>DD2</sub>				9.9	12.4	
	Tir	ning Characteristi	cs			
Si845xAx						
Maximum Data Rate			0	_	1.0	Mbp
Minimum Pulse Width				_	250	ns
Propagation Delay	t <sub>PHL</sub> ,t <sub>PLH</sub>	See Figure 2	_	—	35	ns
Pulse Width Distortion	PWD	See Figure 2	—	—	25	ns
t <sub>PLH</sub> - t <sub>PHL</sub>		-				
Propagation Delay Skew <sup>3</sup>	t <sub>PSK(P-P)</sub>			—	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		—	—	35	ns
Notes:	-		1		I	1

2. The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

4. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



#### Table 3. Electrical Characteristics<sup>1</sup> (Continued)

(V<sub>DD1</sub> = 2.70 V, V<sub>DD2</sub> = 2.70 V, T<sub>A</sub> = -40 to 125 °C; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width				—	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 2		1.5	2.5	ns
Propagation Delay Skew <sup>3</sup>	t <sub>PSK(P-P)</sub>		_	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>			0.5	1.8	ns
All Models						•
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 2	_	4.8	6.5	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 2	_	3.2	4.6	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$	_	25		kV/µs
Enable to Data Valid <sup>4</sup>	t <sub>en1</sub>	See Figure 1		5.0	8.0	ns
Enable to Data Tri-State <sup>4</sup>	t <sub>en2</sub>	See Figure 1		7.0	9.2	ns
Start-up Time <sup>4,5</sup>	t <sub>SU</sub>			15	40	μs

Notes:

1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to  $T_A = 0$  to 85 °C.

2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

3. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.

4. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



# Si8450/51/52/55

#### Table 4. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature <sup>2</sup>	T <sub>STG</sub>	-65	_	150	٥C
Ambient Temperature Under Bias	T <sub>A</sub>	-40	_	125	٥C
Supply Voltage (Revision A) <sup>3</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	_	5.75	V
Supply Voltage (Revision B) <sup>3</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	_	6.0	V
Input Voltage	VI	-0.5	_	V <sub>DD</sub> + 0.5	V
Output Voltage	Vo	-0.5	_	V <sub>DD</sub> + 0.5	V
Output Current Drive Channel	ا <sub>0</sub>		_	10	mA
Lead Solder Temperature (10 s)		_	_	260	°C
Maximum Isolation Voltage (1 s)		_	_	3600	V <sub>RMS</sub>
Notes:	I	1	1		1

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.

- 2. VDE certifies storage temperature from -40 to 150 °C.
- 3. See "7. Ordering Guide" on page 29 for more information.

#### **Table 5. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Ambient Operating Temperature*	T <sub>A</sub>	150 Mbps, 15 pF, 5 V	-40	25	125	٥C			
Supply Voltage	V <sub>DD1</sub>		2.70	—	5.5	V			
	V <sub>DD2</sub>		2.70	—	5.5	V			
*Note: The maximum ambient temperature and supply voltage.	*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,								

#### Table 6. Regulatory Information\*

CSA
The Si845x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
VDE
The Si845x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
UL
The Si845x is certified under UL1577 component recognition program. For more details, see File E257455.
*Note: Regulatory Certifications apply to 2.5 kV <sub>RMS</sub> rated devices which are production tested to 3.0 kV <sub>RMS</sub> for 1 sec. For more information, see "7. Ordering Guide" on page 29.



			Val		
Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16	Unit
Nominal Air Gap (Clearance) <sup>1</sup>	L(IO1)		8.0	4.9	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(IO2)		8.0	4.01	mm
Minimum Internal Gap (Internal Clearance)			0.008	0.008	mm
Tracking Resistance (Comparative Tracking Index)	СТІ	DIN IEC 60112/VDE 0303 Part 1	>175	>175	V
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	2.0	2.0	pF
Input Capacitance <sup>3</sup>	Cl		4.0	4.0	pF

#### Table 7. Insulation and Safety-Related Specifications

Notes:

 The values in this table correspond to the nominal creepage and clearance values as detailed in "8. Package Outline: 16-Pin Wide Body SOIC" and "10. Package Outline: 16-Pin Narrow Body SOIC". VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package and 7.6 mm minimum for the WB SOIC-16 package.

- To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- **3.** Measured from input pin to ground.

#### Table 8. IEC 60664-1 (VDE 0884 Part 2) Ratings

Parameter	Test Conditions	Specification
Basic isolation group	Material Group	Illa
	Rated Mains Voltages $\leq$ 150 V <sub>RMS</sub>	I-IV
Installation Classification	Rated Mains Voltages $\leq$ 300 V <sub>RMS</sub>	1-111
	Rated Mains Voltages $\leq$ 400 V <sub>RMS</sub>	I-11



Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V <sub>IORM</sub>		560	Vpeak
		Method a After Environmental Tests Subgroup 1 (V <sub>IORM</sub> x 1.6 = V <sub>PR</sub> , t <sub>m</sub> = 60 sec, Partial Discharge < 5 pC)	896	
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 (V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test, t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC)	1050	Vpeak
		After Input and/or Safety Test Subgroup 2/3 (V <sub>IORM</sub> x 1.2 = V <sub>PR</sub> , t <sub>m</sub> = 60 sec, Partial Discharge < 5 pC)	672	•
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>TR</sub> = 10 sec)	V <sub>TR</sub>		4000	Vpeak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at $T_S$ , $V_{IO}$ = 500 V	R <sub>S</sub>		>10 <sup>9</sup>	Ω
*Note: This isolator is suitable for basic electric ensured by protective circuits. The Si845			enance of the safet	y data is

#### Table 9. IEC 60747-5-2 Insulation Characteristics for Si845xxB\*

### Table 10. IEC Safety Limiting Values<sup>1</sup>

					Мах		Unit
Parameter Symb		Test Condition Mi		Тур	WB SOIC-16	NB SOIC-16	
Case Temperature	Τ <sub>S</sub>		—		150	150	°C
Safety input, output, or supply current	۱ <sub>S</sub>	θ <sub>JA</sub> = 100 °C/W (WB SOIC-16), 105 °C/W (NB SOIC-16), V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C			220	215	mA
Device Power Dissipation <sup>2</sup>	P <sub>D</sub>		_		415	415	mW

Notes:

1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 3.

2. The Si845x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.



**Table 11. Thermal Characteristics** 

				Ту	/p		
Parameter	Symbol	Test Condition	Min	WB SOIC-16	NB SOIC-16	Мах	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$			100	105	_	°C/W




Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2




Figure 4. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



V <sub>I</sub> Input <sup>1,2</sup>	EN Input <sup>1,2,3,4</sup>	VDDI State <sup>1,5,6</sup>	VDDO State <sup>1,5,6</sup>	V <sub>O</sub> Output <sup>1,2</sup>	Comments
Н	H or NC	Р	Р	Н	Enabled, normal operation.
L	H or NC	Р	Р	L	
Х	L	Р	Р	Hi-Z or L <sup>7</sup>	Disabled.
X	H or NC	UP	Р	L	Upon transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ in less than 1 $\mu s.$
Х	L	UP	Р	Hi-Z or L <sup>7</sup>	Disabled.
X	Х	Ρ	UP	Undetermined	Upon transition of VDDO from unpowered to powered, $V_O$ returns to the same state as $V_I$ within 1 $\mu$ s, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, $V_O$ returns to Hi-Z within 1 $\mu$ s if EN is L.

#### Table 12. Si845x Logic Operation Table

#### Notes:

1. VDDI and VDDO are the input and output power supplies. V<sub>I</sub> and V<sub>O</sub> are the respective input and output terminals. EN is the enable control input located on the same output side.

- **2.** X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- **3.** It is recommended that the enable inputs be connected to an external logic high or low level when the Si845x is operating in noisy environments.
- 4. No Connect (NC) replaces EN1 on Si8450. No Connects are not internally connected and can be left floating, tied to VDD, or tied to GND.
- 5. "Powered" state (P) is defined as 2.70 V < VDD < 5.5 V.
- 6. "Unpowered" state (UP) is defined as VDD = 0 V.

7. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.



P/N	EN1 <sup>1,2</sup>	EN2 <sup>1,2</sup>	Operation
Si8450	—	Н	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
	_	L	Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance state. <sup>3</sup>
Si8451	Н	Х	Output A5 enabled and follow input state.
	L	Х	Output A5 disabled and Logic Low or in high impedance state. <sup>3</sup>
	Х	Н	Outputs B1, B2, B3, B4 are enabled and follow input state.
	Х	L	Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state. <sup>3</sup>
Si8452	Н	Х	Outputs A4 and A5 are enabled and follow input state.
	L	Х	Outputs A4 and A5 are disabled and Logic Low or in high impedance state. <sup>3</sup>
	Х	Н	Outputs B1, B2, B3 are enabled and follow input state.
	Х	L	Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state. <sup>3</sup>
Si8455	—	_	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.

#### Table 13. Enable Input Truth Table<sup>1</sup>

Notes:

 Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are internally pulled-up to local VDD by a 3 µA current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is operating in a noisy environment.


**2.** X = not applicable; H = Logic High; L = Logic Low.

When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.




# 2. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 1, 2, and 3 for actual specification limits.








# Figure 11. Propagation Delay vs. Temperature



# 3. Application Information

#### 3.1. Theory of Operation

The operation of an Si845x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si845x channel is shown in Figure 12.



#### Figure 12. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 13 for more details.




Figure 13. Modulation Scheme



#### 3.2. Eye Diagram

Figure 14 illustrates an eye-diagram taken on an Si8450. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8450 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 14. Eye Diagram



#### 3.3. Layout Recommendations

Dielectric isolation is a set of specifications produced by the safety regulatory agencies from around the world that describes the physical construction of electrical equipment that derives power from a high-voltage power system such as 100–240  $V_{AC}$  systems or industrial power systems. The dielectric test (or HIPOT test) given in the safety specifications places a very high voltage between the input power pins of a product and the user circuits and the user touchable surfaces of the product. For the IEC relating to products deriving their power from the 100–240 V power grids, the minimum test voltage is 2500  $V_{AC}$  (or 3750  $V_{DC}$ —the peak equivalent voltage).

There are two terms described in the safety specifications:

- Creepage—the distance along the insulating surface an arc may travel.
- Clearance—the distance through the shortest path through air that an arc may travel.

Figure 15 illustrates the accepted method of providing the proper creepage distance along the surface. For a 120  $V_{AC}$  application, this distance is 3.2 mm, and the narrow-body SOIC package can be used. For a 220–240  $V_{AC}$  application, this distance is 6.4 mm, and a wide-body SOIC package must be used. There must be no copper traces within this 3.2 or 6.4 mm exclusion area, and the surface should have a conformal coating, such as solder resist. The digital isolator chip must straddle this exclusion area.




Figure 15. Creepage Distance

#### 3.3.1. Supply Bypass

The Si845x requires a 1  $\mu$ F bypass capacitor between V<sub>DD1</sub> and GND1 and V<sub>DD2</sub> and GND2. The capacitor should be placed as close as possible to the package. See "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26 for more details.

#### 3.3.2. Pin Connections

For narrow-body devices, Pin 2 and Pin 8 GND must be externally connected to respective ground. Pin 9 and Pin 15 must also be connected to external ground. No connect pins are not internally connected. They can be left floating, tied to VDD, or tied to GND.

#### 3.3.3. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.



#### 3.3.4. RF Radiated Emissions

The Si845x family uses a RF carrier frequency of approximately 700 MHz. This results in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC chip but due to a small amount of RF energy driving the isolated ground planes which can act as a dipole antenna.

The unshielded Si845x evaluation board passes FCC Class B (Part 15) requirements. Table 14 shows measured emissions compared to FCC requirements. Note that the data reflects worst-case conditions where all inputs are tied to logic 1 and the RF transmitters are fully active.

Radiated emissions can be reduced if the circuit board is enclosed in a shielded enclosure or if the PCB is a less efficient antenna.

Frequency (MHz)	Measured (dBµV/m)	FCC Spec (dBµV/m)	Compared to Spec (dB)
712	29	37	-8
1424	39	54	-15
2136	42	54	-12
2848	43	54	-11
4272	44	54	-10
4984	44	54	-10
5696	44	54	-10

Table	14.	Radiated	Emissions
IUNIC		i la alacoa	

#### 3.3.5. RF, Magnetic, and Common Mode Transient Immunity

The Si84xx families have very high common mode transient immunity while transmitting data. This is typically measured by applying a square pulse with very fast rise/fall times between the isolated grounds. Measurements show no failures at 25 kV/µs (typical). During a high surge event, the output may glitch low for up to 20–30 ns, but the output corrects immediately after the surge event.

The Si84xx families pass the industrial requirements of CISPR24 for RF immunity of 10 V/m using an unshielded evaluation board. As shown in Figure 16, the isolated ground planes form a parasitic dipole antenna. The PCB should be laid-out to not act as an efficient antenna for the RF frequency of interest. RF susceptibility is also significantly reduced when the end system is housed in a metal enclosure, or otherwise shielded.

The Si845x digital isolator can be used in close proximity to large motors and various other magnetic-field producing equipment. In theory, data transmission errors can occur if the magnetic field is too large and the field is too close to the isolator. However, in actual use, the Si84xx devices provide extremely high immunity to external magnetic fields and have been independently evaluated to withstand magnetic fields of at least 1000 A/m according to the IEC 61000-4-8 and IEC 61000-4-9 specifications.




Figure 16. Dipole Antenna



# 4. Errata and Design Migration Guidelines (Revision A Only)

The following errata apply to Revision A devices only. See "7. Ordering Guide" on page 29 for more details. No errata exist for Revision B devices.

#### 4.1. Enable Pin Causes Outputs to Go Low (Revision A Only)

When using the enable pin (EN1, EN2) function on the ISOpro 5-channel (Si8450/1/2) isolators, the corresponding output pin states (pin = An, Bn, where n can be 1...5) are driven to a logic low (to ground) when the enable pin is disabled (EN1 or EN2 = 0). This functionality is different from the legacy 3-channel (Si8430/1) and 4-channel (Si8440/1/2) isolators. On those devices, the isolator outputs go into a high-impedance state (Hi-Z) when the enable pin is disabled (EN1 = 0 or EN2 = 0).

#### 4.1.1. Resolution

The enable pin functionality causing the outputs to go low is supported in production for Revision A of the ISOpro devices. Revision B corrects the enable pin functionality (i.e., the outputs will go into the high-impedance state to match the legacy isolator products). Refer to the Ordering Guide sections of the data sheet(s) for more information.

#### 4.2. Power Supply Bypass Capacitors (Revision A Only)

When using the ISOpro isolators with power supplies  $\geq 4.5$  V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a  $\geq 4.5$  V supply). Although rise time is power supply dependent,  $\geq 1$  µF capacitors are required on both power supply pins (VDD1, VDD2) of the isolator device.

#### 4.2.1. Resolution

This issue has been corrected with Revision B of the device. Refer to "7. Ordering Guide" on page 29 for more information.

#### 4.3. Latch Up Immunity (Revision A Only)

ISOpro latch up immunity generally exceeds  $\pm 200$  mA per pin. Exceptions: Certain pins provide < 100 mA of latchup immunity. To increase latch-up immunity on these pins, 100  $\Omega$  of equivalent resistance must be included in series with *all* of the pins listed in Table 15. The 100  $\Omega$  equivalent resistance can be comprised of the source driver's output resistance and a series termination resistor.

#### 4.3.1. Resolution


This issue has been corrected with Revision B of the device. Refer to the Ordering Guide for more information.


Affected Ordering Part Numbers*	Device Revision	Pin#	Name	Pin Type
		2	A1	Input
SI8450SV-A-IS/IS1, SI8451SV-A-IS/IS1,		. 6 A5		Input or Output
SI8452SV-A-IS/IS1	A	10	EN2	Input
		14	B2	Output
		2	A1	Input
SI8455SV-A-IS/IS1	А	6	A5	Input
		14	B2	Output

 Table 15. Affected Ordering Part Numbers (Revision A Only)



# 5. Pin Descriptions (Si8450/51/52)






Name	SOIC-16 Pin#	Туре	Description
V <sub>DD1</sub>	1	Supply	Side 1 power supply.
A1	2	Digital Input	Side 1 digital input.
A2	3	Digital Input	Side 1 digital input.
A3	4	Digital Input	Side 1 digital input.
A4	5	Digital I/O	Side 1 digital input or output.
A5	6	Digital I/O	Side 1 digital input or output.
EN1/NC*	7	Digital Input	Side 1 active high enable. NC on Si8450.
GND1	8	Ground	Side 1 ground.
GND2	9	Ground	Side 2 ground.
EN2	10	Digital Input	Side 2 active high enable.
B5	11	Digital I/O	Side 2 digital input or output.
B4	12	Digital I/O	Side 2 digital input or output.
B3	13	Digital Output	Side 2 digital output.
B2	14	Digital Output	Side 2 digital output.
B1	15	Digital Output	Side 2 digital output.
V <sub>DD2</sub>	16	Supply	Side 2 power supply.
*Note: No Connect. Th	nese pins are not in	ternally connected.	They can be left floating, tied to V <sub>DD</sub> or tied to GND.



# 6. Pin Descriptions (Si8455)



Name	SOIC-16 Pin#	Туре	Description*
V <sub>DD1</sub>	1	Supply	Side 1 power supply.
GND1	2	Ground	Side 1 ground.
A1	3	Digital Input	Side 1 digital input.
A2	4	Digital Input	Side 1 digital input.
A3	5	Digital Input	Side 1 digital input.
A4	6	Digital Input	Side 1 digital input.
A5	7	Digital Input	Side 1 digital input.
GND1	8	Ground	Side 1 ground.
GND2	9	Ground	Side 2 ground.
B5	10	Digital Output	Side 2 digital output.
B4	11	Digital Output	Side 2 digital output.
B3	12	Digital Output	Side 2 digital output.
B2	13	Digital Output	Side 2 digital output.
B1	14	Digital Output	Side 2 digital output.
GND2	15	Ground	Side 2 ground.
V <sub>DD2</sub>	16	Supply	Side 2 power supply.



# 7. Ordering Guide

Revision B devices are recommended for all new designs.




Figure 17. Ordering I	Part Number	(OPN) Convention
-----------------------	-------------	------------------

Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Temp Range	Package Type
Si8450AA-B-IS1	5	0	1			
Si8450BA-B-IS1	5	0	150			
Si8451AA-B-IS1	4	1	1			
Si8451BA-B-IS1	4	1	150	1 kVrms	–40 to 125 °C	NB SOIC-16
Si8452AA-B-IS1	3	2	1			
Si8452BA-B-IS1	3	2	150			
Si8455BA-B-IS1	5	0	150			
Si8450AB-B-IS1	5	0	1			
Si8450BB-B-IS1	5	0	150			
Si8451AB-B-IS1	4	1	1			
Si8451BB-B-IS1	4	1	150	2.5 kVrms	–40 to 125 °C	NB SOIC-16
Si8452AB-B-IS1	3	2	1			
Si8452BB-B-IS1	3	2	150			
Si8455BB-B-IS1	5	0	150			

#### Table 16. Ordering Guide for Valid OPNs<sup>1</sup>

Notes:

1. All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.

2. Revision A devices are supported for existing designs, but Revision B is recommended for all new designs.



Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Temp Range	Package Type
evision A Devices	2					
Si8450AA-A-IS1 <sup>2</sup>	5	0	1			
Si8450BA-A-IS1 <sup>2</sup>	5	0	150			
Si8451AA-A-IS1 <sup>2</sup>	4	1	1			
Si8451BA-A-IS1 <sup>2</sup>	4	1	150	1 kVrms	–40 to 125 °C	NB SOIC-16
Si8452AA-A-IS1 <sup>2</sup>	3	2	1			
Si8452BA-A-IS1 <sup>2</sup>	3	2	150			
Si8455BA-A-IS1 <sup>2</sup>	5	0	150			
Si8450AB-A-IS1 <sup>2</sup>	5	0	1			
Si8450BB-A-IS1 <sup>2</sup>	5	0	150			
Si8451AB-A-IS1 <sup>2</sup>	4	1	1			
Si8451BB-A-IS1 <sup>2</sup>	4	1	150	2.5 kVrms	–40 to 125 °C	NB SOIC-16
Si8452AB-A-IS1 <sup>2</sup>	3	2	1			
Si8452BB-A-IS1 <sup>2</sup>	3	2	150			
Si8455BB-A-IS1 <sup>2</sup>	5	0	150			

Table 16. Ordering Guide for Valid OPNs<sup>1</sup>


1. All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.

2. Revision A devices are supported for existing designs, but Revision B is recommended for all new designs.



### 8. Package Outline: 16-Pin Wide Body SOIC

Figure 18 illustrates the package details for the Si845x Digital Isolator. Table 17 lists the values for the dimensions shown in the illustration.





	Millim	neters
Symbol	Min	Мах
A	—	2.65
A1	0.1	0.3
D	10.3	BSC
E	10.3	BSC
E1	7.5	BSC
b	0.31	0.51
С	0.20	0.33
е	1.27	BSC
h	0.25	0.75
L	0.4	1.27
θ	0°	7°

#### Table 17. Package Diagram Dimensions



# 9. Landing Pattern: 16-Pin Wide-Body SOIC

Figure 19 illustrates the recommended landing pattern details for the Si845x in a 16-pin wide-body SOIC. Table 18 lists the values for the dimensions shown in the illustration.




Figure 19. 16-Pin SOIC Land Pattern

#### Table 18. 16-Pin Wide Body SOIC Landing Pattern Dimensions

Dir	mension	Feature	(mm)
	C1	Pad Column Spacing	9.40
	E	Pad Row Pitch	1.27
	X1	Pad Width	0.60
	Y1	Pad Length	1.90
	This Land Pa for Density L All feature size	Ittern Design is based on IPC-7351 pattern SOIC127P1032 evel B (Median Land Protrusion). zes shown are at Maximum Material Condition (MMC) and lerance of 0.05mm is assumed.	



# 10. Package Outline: 16-Pin Narrow Body SOIC

Figure 20 illustrates the package details for the Si845x in a 16-pin narrow-body SOIC (SO-16). Table 19 lists the values for the dimensions shown in the illustration.




Figure 20. 16-pin Small Outline Integrated Circuit (SOIC) Package

Dimension	Min	Max
A	_	1.75
A1	0.10	0.25
A2	1.25	_
b	0.31	0.51
с	0.17	0.25
D	9.90 I	BSC
E	6.00 I	BSC
E1	3.90 I	BSC
е	1.27	BSC
L	0.40	1.27
L2	0.25	BSC

#### Table 19. Package Diagram Dimensions




h	0.25	0.50
θ	0°	8°
aaa	0.1	0
bbb	0.2	0
ccc	0.1	0
ddd	0.2	5
<ol> <li>Dimensioning and To</li> <li>This drawing conform Variation AC.</li> </ol>	n are in millimeters (mm) u derancing per ANSI Y14.51 ns to the JEDEC Solid Stat reflow profile is per the JE Il Body Components.	И-1994. e Outline MS-012,

#### Table 19. Package Diagram Dimensions (Continued)



### 11. Landing Pattern: 16-Pin Narrow Body SOIC

Figure 21 illustrates the recommended landing pattern details for the Si845x in a 16-pin narrow-body SOIC. Table 20 lists the values for the dimensions shown in the illustration.




#### Figure 21. 16-Pin Narrow Body SOIC PCB Landing Pattern

#### Table 20. 16-Pin Narrow Body SOIC Landing Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
for Density L 2. All feature s	attern Design is based on IPC-7351 pattern SOIC127P600 evel B (Median Land Protrusion). izes shown are at Maximum Material Condition (MMC) and plerance of 0.05 mm is assumed.	



# 12. Top Marking: 16-Pin Wide Body SOIC



#### Figure 22. Si8450/51/52/55 Top Marking

#### Table 21. Top Marking Explanation

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (5, 4, 3, 2, 1) Y = # of reverse channels (2, 1, 0)* S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV; B = 2.5 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly House
Line 3 Marking:	Circle = 1.5 mm Diameter (Center-Justified)	"e3" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan
*Note: Si8455 has 0 re	everse channels.	



# 13. Top Marking: 16-Pin Narrow Body SOIC




Figure 23. 16-Pin Narrow Body SOIC Top Marking

Table 22. 16-Pin Narrow Body SOIC Top Marking Table
---

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (5, 4, 3, 2, 1) Y = # of reverse channels (2, 1, 0)* S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV; B = 2.5 kV
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol
	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
	TTTTTT = Mfg code	Manufacturing Code from Assembly Purchase Order form.
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.
*Note: Si8455 has 0 reverse channels.		



# DOCUMENT CHANGE LIST

#### **Revision 0.1 to Revision 0.2**

- Updated all specs to reflect latest silicon.
- Added "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26.
- Added "13. Top Marking: 16-Pin Narrow Body SOIC" on page 37.

### **Revision 0.2 to Revision 1.0**

- Updated document to reflect availability of Revision B silicon.
- Updated Tables 1,2, and 3.
- Updated all supply currents and channel-channel skew.
- Updated Table 4.
  - Updated absolute maximum supply voltage.
- Updated Table 7.
  - Updated clearance and creepage dimensions.
- Updated Table 12.
  - Updated Note 7.
- Updated Table 13.
  - Updated Note 3.
- Updated "4. Errata and Design Migration Guidelines (Revision A Only)" on page 26.
- Updated "7. Ordering Guide" on page 29.

#### **Revision 1.0 to Revision 1.1**

- Updated Tables 1, 2, and 3.
  - Updated notes in both tables to reflect output impedance of 85 Ω.
  - Updated rise and fall time specifications.
  - Updated CMTI value.

#### **Revision 1.1 to Revision 1.2**

- Updated document throughout to include MSL improvements to MSL2A.
- Updated "7. Ordering Guide" on page 29.
  - Updated Note 1 in ordering guide table to reflect improvement and compliance to MSL2A moisture sensitivity level.



NOTES:



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

